Abstract ASIM (Architecture Simulator) is a hardware description language for describing the hardware of a digital electronic system. The components of an electronic system are described by three primitives: ALU, Selector, and Memory, which are sufficient to describe. any piece of digital electronic equipment. ASIM is different from other hardware description languages in that it uses only these three high-level primitives and is not based upon an underlying programming language. To ease the translation of the specification to hardware, ASIM description primitives closely resemble their hardware counterparts, which leads to more compact descriptions than other languages. ASIM is implemented both in an interpreter and a compiler.
Introduction
One of the problems faced by a digital electronic hardware designer is testing the circuit designs. A simulator eases this burden by postponing the construction of physical hardware during early testing.
ASIM is a Computer Hardware Description Language (CHDL) that addresses this problem with a small instruction set consisting of three primitives: ALU, Selector, and Memory which map directly to their hardware counterparts (ALUs and gates, decoders, and registers and flip-flops). Simulation events are synchronized by a timing system based on a clock cycle as found in many digital electronic systems.
Simulation is generally slower than real time. One of OUT objectives was to minimize this speed differential.
ASIM Language
A circuit in ASIM consists of a list of the components. Each component is named and identifies as operands the connections to the other components of the circuitry by name.
An operand expression can be composed of the concatenation of several components and numeric constants. Thus mem .3 .4, #O 1, count. 1 means to concatenate the fourth and fifth bits (0 based bit count) of the component named mem with the binary string 0 1 and the second bit of the component named count giving the result shown in Figure 1 .
Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. TO copy otherwise, or to republish, requires a fee and/or specfic permission. The ALUs, Selectors, and Memories provide a slightly higher level of a'bstraction than most other CHDLs. This m&es hardware description somewhat more modular in that the lower level primitives such as gates are not expressed unless they are-necessary (as a fundamental unit) in the description. Thus a complete description is smaller in ASIM than in most of the other CHDLs.
An ASIM specification describes the hardware required to build the electronic circuit. From this description, ASIM can simulate the proposed circuit in software. The specification is easily converted to a wiring list for use in buildiig a prototype.
The Arithmetic-Logic Unit (ALU) primitive is a software representation of a hardware ALU. In some cases, the ALU describes gates (NAND, AND, OR, NOT, etc.) and in other cases an actual arithmetic unit capable of addition, subtraction, multiplication, and comparison.-Each ALU has three inputs. The function inuut determines which oneration the ALU is to perform. If the operation is a constant, the ALU may be implemented as a series of gates which perform that one function; otherwise, an actual ALU may be used, with the function bits determining its actual function. The other two operands define the data inputs to the ALU. See Figure 2 for an example of an ,4LU specification and the code which ASIM II generates to simulate that specification. The ALU named "ah? shows the generic code generated for an ALU. The ALU named "add" shows the optimized code for a constant function to add the two operands. Figure 2 . ALU Specification and Code Generated by ASIM II A Selector is usually implemented as a data selector/multiplexer when the description is used to construct a hardware circuit. The selector input selects the input (value0, valuel, . . . . valuen) which is connected to the output. See Figure 3 for an example of the code generated bv ASIM. Figure 3 . Selector Specification and Code Generated by ASIM A memory can be implemented in hardware in a variety of ways depending on its actual use and the number of cells. If the memory is a single location, it will typically be implemented as a flip-flop, or a set of flip-flops to hold several bits, i.e. a register. If the memory is composed of several cells, it may be implemented as a ROM or RAM, depending on the type of operations to be performed on it. Figure 4 shows an example of the code generated from an ASIM specification of a memory.
Performance Characteristics ASIM has been implemented as both an interpreter and a compiler [2] . Both simulators produce identical results for a given specification. The interpreter reads the specification into tables, and produces a simulation run by interpreting the symbols in the table. The compiler produces Pascal code from the specification which is then conventionally compiled and executed. The compiler is implemented in Pascal. The execution time of the compiled code is less than that of the interpreted tables by approximately an order of magnitude.
An emphasis was placed on optimization of the code produced by the compiler to reduce execution time. One goal of this optimization is reducing the number of procedure calls in the compiled program. If the function code for an ALU is constant, code is generated which performs the function inline, rather than call the generic ALU procedure. Similarly, if a memory operation is a constant, the case structure for the memory operation is eliminated and only the appropriate action is performed on the memory. The data in Figure 5 was taken from the compile and execution time of a stack machine description and compares interpreter and compiler performance. For reference, the estimated time for manual construction of a hardware prototype is also shown. A number of CHDLs have been designed to describe different levels of hardware. Each has been developed for a specific use at a certain level of abstraction. Some CHDLs lie on the border of two abstraction levels and use features from both levels, but may not be able to fully implement both levels of abstraction. Some of the important CHDLs are: CDL, ISP, AHPL, DDL, and ADLIB. Each of these languages are designed for use at or near the register transfer level of abstraction and are described below.
CDL (Computer Design Language) [6] is an Algol-like hardware description language developed by Yaohan Chu. It describes the structural and functional parts of a digital system. The structural components (memory, registers, clocks, and switches) are declared at the beginning of the description. CDL allows only one level of abstraction. It is implemented in Fortran and makes use of Fortran's operators as well as user defined operators. CDL is implemented in two parts: the translator p,erforms a syntax check of the description and translates it into a set of tables and a polish string program.
The simulator executes the output of the translator. It does not lend itself very well to hardware generation.
ISP (Instruction Set Processor) [l, 31 was designed by Bell and Newell and was intended for documentation purposes only.
ISPS is a computer language which has been implemented and is used for design automation, program verification, and architecture evaluation. Since it simulates an architecture at the instruction set level, ISPS is at a higher level of abstraction which simply translates the opcodes of the proposed computer into a form which is executable on the simulating computer.
AHPL (A Hardware Programming Language) [5] was developed by F. J.. Hill.
It is intended for use as a documentation, design verification, and automatic design system. AHPL has been implemented as a simulator and a hardware compiler which produces wiring lists for hardware generation.
DDL (Digital system Design Language) [4] describes digital systems as a set of boolean equations. A translator and simulator exist on a Harris 6024 machine. The translator converts DDL descriptions to a set of boolean equations and register transfer expressions which can be used for hardware compilation.
-ADLIB (A Design Language for Indicating Behavior) [S] was developed at Stanford University. It is used to describe the compuier component types fop a modular simulation system. ADLIB is a superset of Pascal and thus has the characteristics of Pascal.
Results
Specifications have been written for a stack machine and a small microprocessor with a very limited number of insbuctions. The simulation of these specifications has shown that ASIM is a useful tool for predesign prototyping without assembling a hardware circuit. Following the simulation, a digital circuit can easily be constructed based on the specification. The "tiny" computer specification shown in appendix A has been converted to the hardware circuit shown in appendix B to illustrate the one-to-one correspondence of the ASIM components and hardware components.
ASIM has become a valuable tool for small digital hardware projects. It provides all of the necessary primitives to express nearly any digital electronic circuit in a form suitable for simulation.
